Login / Signup
Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay.
Kjell O. Jeppson
Published in:
IEEE J. Solid State Circuits (1994)
Keyphrases
</>
artificial neural networks
high speed
power dissipation
low power
power consumption
neural network
low cost
input data
gain ratio
multiple output
information gain
cmos technology
circuit design
decision trees
genetic algorithm ga