Login / Signup
Improving performance of simple cores by exploiting loop-level parallelism through value prediction and reconfiguration.
Tameesh Suri
Aneesh Aggarwal
Published in:
Conf. Computing Frontiers (2009)
Keyphrases
</>
level parallelism
prediction accuracy
multi core processors
instruction set
real time
genetic algorithm
low cost