Sign in

An Efficient Eligible Error Locator Polynomial Searching Algorithm and Hardware Architecture for One-Pass Chase Decoding of BCH Codes.

Nan ZhengPinaki Mazumder
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2017)
Keyphrases
  • hardware architecture
  • learning algorithm
  • decoding algorithm
  • computational complexity
  • neural network
  • real time
  • computer vision
  • probabilistic model
  • general purpose