Power Efficient Sub-Array in Reconfigurable VLSI Meshes.

Wu Jigang Thambipillai Srikanthan

Published in: J. Comput. Sci. Technol. (2005)

Keyphrases

low cost
efficient implementation
signal processing
power consumption
vlsi design
database
neural network
search engine
general purpose
computationally efficient
systolic array