Login / Signup

Leveraging Machine Learning for Gate-level Timing Estimation Using Current Source Models and Effective Capacitance.

Dimitrios GaryfallouAnastasis VagenasCharalampos AntoniadisYehia MassoudGeorge I. Stamoulis
Published in: ACM Great Lakes Symposium on VLSI (2022)
Keyphrases