Using High-Level Synthesis to model System Verilog procedural timing controls.