FPGA-Specific Arithmetic Optimizations of Short-Latency Adders.

Hong Diep Nguyen Bogdan Pasca Thomas B. Preußer

Published in: FPL (2011)

Keyphrases

real time
response time
programmable logic
database
high level
high speed
domain specific
hardware implementation
multiple valued
data sets
case study
signal processing