Rapid circuit-specific inlining tuning for FPGA high-level synthesis.

Daniel H. Noronha Jose P. Pinilla Steven J. E. Wilton

Published in: ReConFig (2017)

Keyphrases

high level synthesis
high speed
parallel architecture
artificial intelligence
hardware implementation
hardware architectures
low cost
signal processing
fault tolerance
low power
virtual machine
hardware design