Login / Signup
Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation.
Evangelia Kasapaki
Martin Schoeberl
Rasmus Bo Sorensen
Christoph Thomas Muller
Kees Goossens
Jens Sparsø
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2016)
Keyphrases
</>
real time
network on chip
packet switched
multi processor
hardware architecture
efficient implementation
image processing
high speed
routing algorithm
network simulator
response time
massively parallel
software implementation
cmos technology