Design re-use for compile time reduction in FPGA high-level synthesis flows.

Marcel Gort Jason Helge Anderson

Published in: FPT (2014)

Keyphrases

high level synthesis
parallel architecture
case study
computer aided
signal processing
hardware architecture
real time
search algorithm
expert systems
low cost
design process
integrity constraints
efficient implementation
design space exploration
power reduction
gate array