Login / Signup

A double data rate 8T-cell SRAM architecture for systems-on-chip.

Saleh Abdel-HafeezMohammad ShatnawiAnn Gordon-Ross
Published in: ISSoC (2012)
Keyphrases