A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering.
Hidehiro FujiwaraKoji NiiJunichi MiyakoshiYuichiro MurachiYasuhiro MoritaHiroshi KawaguchiMasahiko YoshimotoPublished in: ISLPED (2006)