Description-Level Optimisation of Synthesisable Asynchronous Circuits.

Luis A. Tarazona Doug A. Edwards Andrew Bardsley Luis A. Plana

Published in: DSD (2010)

Keyphrases

asynchronous circuits
delay insensitive
information systems
model checking
process algebra
genetic algorithm
high level
higher level
levels of abstraction
data structure
multi objective