Model Generation and Gate Level Abstraction of Complex CMOS Custom Design for Functional and DFT Validation.

Amit Tandon Federico Politi

Published in: IWLS (2002)

Keyphrases

case study
high level
cmos technology
neural network
higher level
functional verification
design process
circuit design
real world
information systems
low cost
subband
chip design