Design of a Low Latency 40 Gb/s Flow-Based Traffic Manager Using High-Level Synthesis.

Imad Benacer François-Raymond Boyer Yvon Savaria

Published in: ISCAS (2018)

Keyphrases

high level synthesis
low latency
design space
parallel architecture
design space exploration
case study
computer systems
design process