Login / Signup

A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration.

Mingqiang GuoJiaji MaoSai-Weng SinHe Gong WeiRui Paulo Martins
Published in: IEEE J. Solid State Circuits (2020)
Keyphrases