Login / Signup

A discrete algorithm for the regularization of hierarchical VHDL-AMS models.

Jochen MadesDiana Estévez SchwarzManfred Glesner
Published in: ISCAS (5) (2002)
Keyphrases