Login / Signup
Analysis and suppression of unnecessary transitions in weakly complementary MOS logic networks for low power.
Mineo Kaneko
Published in:
ISCAS (1) (1999)
Keyphrases
</>
low power
low cost
high speed
power consumption
single chip
logic circuits
delay insensitive
video sequences
general purpose
signal processing
digital signal processing