Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts.