A CMOS VLSI Implementation of an Asynchronous ALU.

Published in: Asynchronous Design Methodologies (1993)

Keyphrases

vlsi implementation
delay insensitive
vlsi architecture
high speed
low cost
floating point
filter bank
power consumption
fir filters
asynchronous circuits
low power
associative memory