Symbolic model checking for sequential circuit verification.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1994)