C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Memory In Processor-Supercomputer On a Chip: Processor Design and Execution Semantics for Massive Single-Chip Performance.
Nagarajan Venkateswaran
Arrvindh Shriraman
Niranjan Soundararajan
Published in:
IPDPS (2005)
Keyphrases
</>
single chip
low power
low cost
cmos image sensor
highly parallel
embedded processors
memory management
high speed
low power consumption
image sensor
signal processor
power consumption
power dissipation
floating point
hardware and software
denoising
image sequences