Login / Signup

15.3 A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO.

Yi-Chieh HuangChe-Fu LiangHsien-Sheng HuangPing-Ying Wang
Published in: ISSCC (2014)
Keyphrases
  • phase locked loop
  • user friendly
  • random noise
  • signal to noise ratio
  • noise reduction
  • noise level
  • high speed
  • noisy data
  • multipath
  • high voltage
  • missing data
  • frequency band