Login / Signup
Multi-Gb/s multi-mode LDPC decoder architecture for IEEE 802.11ad standard.
Sabooh Ajaz
Hanho Lee
Published in:
APCCAS (2014)
Keyphrases
</>
low density parity check
fpga implementation
ldpc codes
high speed
decoding algorithm
distributed source coding
motion estimation
error correction
distributed video coding
turbo codes