Login / Signup
Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation.
Kanad Ghose
Milind B. Kamble
Published in:
ISLPED (1999)
Keyphrases
</>
image analysis
line segments
image segmentation
multiscale
level set
computer architecture
instruction set
video sequences
high speed
segmentation algorithm
parallel algorithm
multiple objects
segmentation accuracy
highly parallel
line extraction
curvilinear structures