Login / Signup

A driver load model for capacitive coupled on-chip interconnect buses.

Markus TahedlHans-Jörg Pfleiderer
Published in: SoC (2003)
Keyphrases