Login / Signup

Analysis of the area-delay performance of hybrid nanoelectronic memory cores used in field programmable gate arrays.

Qin WangArne HeittmannTobias G. Noll
Published in: ACM Great Lakes Symposium on VLSI (2013)
Keyphrases
  • neural network
  • hardware implementation
  • massively parallel
  • hardware design