Login / Signup
Analysis of the area-delay performance of hybrid nanoelectronic memory cores used in field programmable gate arrays.
Qin Wang
Arne Heittmann
Tobias G. Noll
Published in:
ACM Great Lakes Symposium on VLSI (2013)
Keyphrases
</>
neural network
hardware implementation
massively parallel
hardware design