Login / Signup
Design and FPGA implementation of digit-serial FIR filters.
Javier Valls
Marcos M. Peiró
Trinidad Sansaloni
Eduardo I. Boemo
Published in:
ICECS (1998)
Keyphrases
</>
fpga implementation
fir filters
hardware implementation
image enhancement
pattern recognition
image analysis
building blocks
image processing algorithms