Login / Signup

PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC.

Lucas Grativol RibeiroLubin GauthierMathieu LéonardonJérémy MorlierAntoine Lavrard-MeyerGuillaume MullerVirginie FresseMatthieu Arzel
Published in: CoRR (2024)
Keyphrases