Login / Signup

A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector.

Jafar SavojBehzad Razavi
Published in: IEEE J. Solid State Circuits (2001)
Keyphrases