Login / Signup

A bitline leakage compensation scheme for low-voltage SRAMs.

Ken-ichi AgawaHiroyuki HaraToshinari TakayanagiTadahiro Kuroda
Published in: IEEE J. Solid State Circuits (2001)
Keyphrases
  • low voltage
  • power line
  • design considerations
  • leakage current
  • digital images