Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing.
Mark Po-Hung LinVincent Wei-Hao HsiaoChun-Yu LinNai-Chen ChenPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2017)