Sign in

A Vernier Time-to-Digital Converter with 1.5ps Resolution for an All-Digital Phase Locked Loop in 28nm CMOS.

Peifang WuYan LiuXi FengHao XuNa Yan
Published in: ASICON (2023)
Keyphrases
  • phase locked loop
  • high voltage
  • data conversion
  • circuit design
  • wavelet transform
  • analog to digital converter