Login / Signup
Design of A Bit-Serial Artificial Neuron VLSI Architecture with Early Termination.
Yun-Nan Chang
Guan-Jhen Chen
Published in:
ICEIC (2019)
Keyphrases
</>
vlsi architecture
vlsi implementation
low complexity
low power
real time
feature space
query processing
image coding