Login / Signup
An 80.2-to-89.1dB-SNDR 24k-to-200kHz-BW VCO-Based Synthesized ?S ADC with 105dB SFDR in 28-nm CMOS.
Yi Zhong
Mingtao Zhan
Wei Wang
Xiyuan Tang
Lu Jie
Nan Sun
Published in:
CICC (2023)
Keyphrases
</>
database
genetic algorithm
high speed
db universal database
real time
data sets
image sequences
low cost
parallel processing