Login / Signup

Role of IC substrate and ESD protections in noise propagation: Design and modelling of dedicated test chip in 40 nm technology.

Mario RotigniMauro MerloMartina CordoniPaolo ColomboValentino Liberali
Published in: EMC Compo (2015)
Keyphrases
  • nm technology
  • power consumption
  • built in self test
  • circuit design
  • low cost
  • integrated circuit
  • single chip
  • low power
  • design tools
  • power dissipation