Login / Signup
PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning.
Shi-Yu Huang
Li-Ren Huang
Published in:
IEEE Des. Test (2014)
Keyphrases
</>
high accuracy
highly accurate
high speed
computationally efficient
circuit design
asynchronous circuits
databases
neural network
machine learning
learning environment
artificial neural networks
frequency response