Login / Signup
Dependability evaluation of COTS microprocessors via on-chip debugging facilities.
Jose Isaza-Gonzalez
Alejandro Serrano-Cases
Felipe Restrepo-Calle
Sergio Cuenca-Asensi
Antonio Martínez-Álvarez
Published in:
LATS (2016)
Keyphrases
</>
third party
low cost
single chip
evaluation method
high speed
ambient intelligence
computing power
computer systems
evaluation criteria
high density
limited resources