Miss reduction in embedded processors through dynamic, power-friendly cache design.

Garo Bournoutian Alex Orailoglu

Published in: DAC (2008)

Keyphrases

embedded processors
single chip
design process
dynamic content
real time
image processing
digital images
parallel implementation