Login / Signup

A 66-dB SNDR Pipelined Split-ADC in 40-nm CMOS Using a Class-AB Residue Amplifier.

Md Shakil AkterRohan SehgalFrank M. L. van der GoesKofi A. A. MakinwaKlaas Bult
Published in: IEEE J. Solid State Circuits (2018)
Keyphrases
  • low cost
  • neural network
  • low power
  • high power
  • low voltage
  • learning algorithm
  • class labels
  • circuit design
  • single chip
  • analog to digital converter