Login / Signup
On-chip interconnect modeling by wire duplication.
Guoan Zhong
Cheng-Kok Koh
Kaushik Roy
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2003)
Keyphrases
</>
high speed
low cost
information systems
image processing
neural network
low power
high density
vlsi design