Login / Signup
Design and Implementation of the Loop Restructuring Feature for the MIRAI Parallelizing Complier.
Hirofumi Nobuhara
Masaaki Mineo
Tetsutaro Uehara
Shoichi Saito
Yoshitoshi Kunieda
Published in:
PDPTA (2003)
Keyphrases
</>
implementation issues
design process
optimal design
high level synthesis
circuit design
efficient implementation
computer aided
real time
design considerations
engineering design
design methodology
image features
current status
knowledge base
architectural design
parallel computers
design methodologies
databases