Login / Signup
Sub-1V, Robust and Compact 6T SRAM cell in Double Gate MOS technology.
Olivier Thomas
Marina Reyboz
Marc Belleville
Published in:
ISCAS (2007)
Keyphrases
</>
cmos technology
case study
computationally efficient
rapid development
data processing
parallel processing
key technologies