Login / Signup
Prototyping design of a flexible DSP block with pipeline structure for FPGA.
Hanyang Xu
Jian Wang
Jinmei Lai
Published in:
IEICE Electron. Express (2016)
Keyphrases
</>
verilog hdl
digital signal processing
hardware design
design process
high speed
signal processing
knowledge based systems
engineering design
rapid prototyping
single chip
gate array
design principles
embedded systems
design methodology
real time image processing
modular design
low power consumption
image processing