Login / Signup

CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design.

Kazuhiro UedaHitoshi KitazawaIkuo Harada
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1985)
Keyphrases