Login / Signup
Reducing Processing Latency with a Heterogeneous FPGA-Processor Framework.
Jonathon Pendlum
Miriam Leeser
Kaushik R. Chowdhury
Published in:
FCCM (2014)
Keyphrases
</>
high speed
data processing
parallel architecture
main contribution
probabilistic model
parallel processing
image processing
response time
information processing
data acquisition
low latency
real time image processing