Login / Signup
Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis.
Sambuddha Bhattacharya
C.-J. Richard Shi
Published in:
ISCAS (4) (2003)
Keyphrases
</>
data analysis
high speed
statistical analysis
data sets
high level
error analysis
accurate estimation
asynchronous circuits
floating gate