Login / Signup

Exploiting area/delay tradeoffs in high-level synthesis.

Alex KondratyevLuciano LavagnoMike MeyerYosinori Watanabe
Published in: DATE (2012)
Keyphrases
  • high level synthesis
  • design space exploration
  • parallel architecture
  • pairwise
  • image processing
  • optimal solution
  • signal processing