FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures.