Login / Signup

Evaluation of Latch-based Physical Random Number Generator Implementation on 40 nm ASICs.

Naoya ToriiDai YamamotoTsutomu Matsumoto
Published in: TrustED@CCS (2016)
Keyphrases